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Abstract
Switched-current is an analog, discrete in time, signal processing technique that is fully
compatible with any digital CMOS technology. This means that analog circuits can be re
alized togetherwith digital components on a single chip without any additional technologi
cal processes. In designs implemented using the switched-current technique, the individual
circuit elements interact by the means of currents, which allows to reduce voltage swings
and thus power consumption.
This work investigated the implementation of a low power mixed signal image com
pression system in TSMC 0.35um technology. The major components of this system were
two dimensional discrete cosine transform processor, analog to digital converter, quan
tizer and entropy encoder. The discrete cosine transform section was implemented using
switched-current technique. The digital part consisting of the quantizer, entropy encoder
and control unit was modelled using VHDL and then synthesized into standard cells.
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Chapter 1
Introduction
In today's world, digital circuits are commonly used among various industries for signal
processing. These digital circuits however have to interface with the analog world in order
to acquire and export the data, thereby creating need for analog circuits like sensors, am
plifiers, pre-processing filters, analog to digital converters and digital to analog converters.
Another very important reason why analog circuits are used today is due to their lower
power consumption in comparison to digital circuits.
Switched-current is a current mode, discrete in time, analog signal processing tech
nique. For implementing mixed signal integrated circuits, it might be advantageous to
use switched-current technique instead of switched-capacitor method because unlike the
switched-capacitor method which requires linear capacitors and hence extra fabrication
processes in order to design analog circuits, the switched-current method uses only transis
tors [2].
The objective of this thesis was to investigate the implementation of an experimental
mixed signal image compression circuit. The block diagram of the entire system that was
implemented is shown in the figure 1.1.
The major components for the analog section of thismixed signal system were digital to
analog converter (DAC), two dimensional discrete cosine transform (2D-DCT) and analog
to digital converter (ADC).
As shown in figure 1.1, an 8-bit digital input was given to a DAC. The output of this
converter was the analog current input to 2D-DCT. The DAC block was used at the input
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Figure 1.1: Block diagram of the experimental mixed signal image compression circuit
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for the purpose of simplification during testing of the design at a later stage.
The 2D-DCT is the basis for image compression standards. The image in spatial domain
is divided into blocks and then is transformed to the frequency domain using 2D-DCT. In
this work, the 2D-DCT was realized using switched current technique.
The output from the 2D-DCT, is converted to digital signal with the help ofADC. The
ADC used in this work was a current-mode algorithmic ADC implemented using current
mirrors, switches and current references [16].
The major components of the digital section are quantization block, entropy encoder
and the control block. The JPEG compression standard was followed in this section cite-
pennebaker.
The digital data is quantized and then encoded by the entropy coding section to give
additional compression by making use of the redundancy of data. The inputs are encoded
with the minimum number ofbits required to represent them. Some of the popular entropy
coding schemes areHuffman Coding andArithmetic Coding. A control blockwas designed
to provide clock signals for the swtiched-current memory cell and also to generate control
signals for the digital section. For this work, these digital blocks were modelled using
VHDL and then synthezied for the TSMC 0.35um target technology.
The analog and the digital sections were combined to form the entire mixed signal cir
cuit. The system was designed for TSMC 0.35u fabrication process available fromMOSIS.
The BSIM3 v3.1 transistor models were used for all analog circuit simulations.
This document is organized as follows. The background information about switched-
current technique and the memory cell, used in the design of 2D-DCT, is provided in chap
ter 2. Chapter 3 shows in detail the design and simulation of the DAC used to provide
current input to the 2D-DCT. The structure and working of the 2D-DCT is explained in
Chapter 4. This chapter also provides detailed analysis of the design of each block used to
create the 2D-DCT and discusses the verification by providing relevant simulation results
for each individual block. Chapter 5 describes the implementation of the analog to digital
converter. The digital section of the system consisting of the storage blocks, quantizer and
entropy encoder is covered in Chapter 6. This chapter also discusses the design of the con
trol block for the entire system. Finally in chapter 7, the integration of all these individual
blocks to form the entire circuit is described. The final simulation results for the circuit are
discussed. Chapter 8 summarizes what was accomplished from this work and directions
for future efforts.
Chapter 2
Switched-Current Circuits
Linear, discrete time systems can be implemented using three basic elements; adders, mul
tipliers (scaling elements) and delay elements [7]. These elements can be realized in a
simple way when current is used as the means of interaction between different circuit ele
ments.
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Figure 2.1: Implementation of adder andmultiplier using current source
An adder is simply a node at which two or more currents add up based on the Kirchoff's
current law. A multiplier (scaling element) with inversion is obtained from the output of
the current source as shown in the figure 2.1. A delay element is implemented using a
switched-current (SI) memory cell. Figure 2.2 presents the first generation memory cell
implemented using a current mirror and a switch.
In order to reduce non-idealities such as transistor parameter mismatch, finite input-
output conductance, output current settling, clock feed-through (charge injection), drain to
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Figure 2.2: Delay element
gate capacitive coupling, noise etc, various structures for memory cell have been developed
[2]. In this work themodified switched-currentmemory cell [6] was used as the basic block
in implementation of the 2D-DCT.
2.1 Modified Switched-CurrentMemory Cell
2.1.1 Design
The memory cell used for this work is shown in figure 2.3. This memory cell works in
two stages, memorizing and reading. In the memorizing phase $1, the switches SI and S2
are closed so input current Iin is given to the two memory transistors Mp and Mn. These
transistors are now diode connected. Iin charges the parasitic gate capacitance Csgp ad
Cgsu of the transistors Mp and Mn to a voltage equal to their gate-source voltages Vsgp
and Vcsn respectively.
In the reading phase $2, the output switch S3 is closed and the input switches are
open. The capacitances Csgp and Ccsn retain their charge and maintain a gate to source
voltage of VsGp and Vcsn respectively for Mp and Mn hence causing an output current in
the reading stage same as the input current of the memorizing stage.
The drain currents, Id and IDn for transistors operating in the saturation region are as
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Figure 2.3: Modified switched-currentmemory cell
shown in equation 2.1.
Id, = ^{VSGp + VTpf
Id = -^-(VGsn ~ VTn) (2.1)
Assuming that, Vqs is the gate to source voltage and VT is the threshold voltage for the
transistors, VSGp = VSp - VGp and VGSn = VGn - VSn hence,
Idp = ^(VSp-VGp + VTp)2
Id = fj(VGn-V3n-VTJ
Source ofMp = VDd and Mn = GND (= OV)
(2.2)
Id, = ^(Vdd-VGp + VTp)2
Id* = ^iVGn-VTnf (2.3)
The gates of the transistors Mp and Mn are connected so VGp = VGn = VG
Idp = ^{VDD-VG + VTpf
Id. = ^{VG-VTnf (2.4)
Now the output current 70Ut can be expressed as
lout Id
-(Vg
- VTnf - ^-(VDD -Vg + VTp)Pnnr tr
\2 Pp fir T/ . T/ n2
2
= ^((fl. - Pp)v + [A,(Vi,i> - ftj + pp(vDD + vTp))vG)
+\[Pn(VDD - VTnf - i3p(VDD + VTpf] (2.5)
In the output current equation 2.5, there are three terms. The first term, gives the distor
tion in the output. The second term, gives the linear dependence of output current on Vg-
While the last term specifies the DC offset.
Bymaking /? = j3p, the distortion can be eliminated. This can be achieved by adjusting
the length and width of the transistors as shown in equation 2.6.
Pn = Pp
finCox(W/L)n = iipCox(W/L)p (2.6)
For pn = PP, same level of voltages can be obtained at the input and the output and
this helps in minimizing the transmission error in case of cascaded memory cells. The dc
offset can be removed by using a balanced sturcture. In this structure a differential input is
used and since both outputs have same dc offset value, it gets cancelled out in the combined
output.
2.1.2 Simulation
The switched-current memory cell shown in figure 2.3 was designed in OrCAD Capture
as shown in the figure 2.5. The schematic was simulated using PSpice. A triangular input
8
with a peak value of 200uA was given as an input to the memory cell. The switches in the
memory cell were designed as shown in figure 2.6 and the inverter used in these switches
is shown in the figure 2.7. The output load was a diode connected complementary pair.
The transistor sizes are as shown in the table 2.1. The simulation results are shown in the
figure 2.4.
Transistor Length Width
Ul 2u 12u
U2 2u 4u
SW:U5 1.2u 7.2u
SW:U6 1.2u 2.4u
INV:U7 0.4u 0.8u
INV:U8 0.4u 2.4u
U3 4u 36u
U4 4u 12u
Table 2.1: Transistor sizes for switched-current memory cell
In figure 2.4, the voltage source V2 forms clock PHI1 and the voltage source V3 forms
PHI2. When the PHI1 phase was high, the input current of 200uA was memorized and
then during the PHI2 phase the current observed at the output was 193.35uA. This was
almost same as the input current of the memorizing stage. Hence these results show that
the memory cell operated as desired.
? V(V2:+)
o V(V3:+)
Figure 2.4: Simulation results for switched-current memory cell
10
II II II II II
"
Ql
t-cm o or LL> UJ
I- I- l-O-Q.
Figure 2.5: Simulation setup for switched-current memory cell
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Chapter 3
Digital to Analog Converter
The input to the image compression system is given through an 8-bit digital to analog
converter (DAC) for the purpose of simplification during testing of the combined circuit
at a later stage. The output of DAC forms the input for the 2D-DCT block which is a
differential, current mode circuit. So a current mode DAC was designed.
3.1 Design
A current mode 8-bit DAC was implemented by using the structure shown in figure 3.1. A
reference current was given as an input to a series of current mirrors. The transistors for
these current mirrors were varying in their size by ~ where n=(0,1...7). The output of these
current mirrors was passed through switches which were controlled by the corresponding
digital inputs Dn. The outputs of the switches were then combined to obtain the final output
current.
A negetive reference current was also passed through a similar sturcture to give a nege-
tive output. Eight such DAC were used to give eight differential inputs to the 2D-DCT
block. The transistor sizes used in the DAC design are shown in table 3.1. In order to avoid
using transistors with large widths, the length of some transistors were modified in order to
achieve the desiredW/L ratio.
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Figure 3.1: 8-bit DAC
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Transistor Length Width
U5,U6 2u 38.4u
U7 4u 38.4u
U8 4u 19.2u
U9 4u 9.6u
U10 8u 9.6u
Ull 8u 4.8u
U12 8u 2.4u
U13 8u 1.2u
U14,U15 2u 12.8u
U16 4u 12.8u
U17 4u 6.4u
U18 4u 3.2u
U19 8u 3.2u
U20 8u 1.6u
U21 8u 0.8u
U22 8u 0.4u
SW:U67 4u 24u
SW:U68 4u 8u
INV:U41 4u 24u
INV:U42 4u 8u
Table 3.1: Transistor sizes for DAC
3.2 Simulation
DAC was given an input reference current of 200uA. Different values of 8-bit digital inputs
were given as control inputs for the switches. The outputs of these switches were con
nected together to get the corresponding analog current output. This output current was
then passed through a load which was formed by a diode connected transistor pair. The
transistor sizes for the load were LP = Ln = 4u, Wp = 36it and Wn = 12u.
Table 3.2 presents the results after simulating the DAC for different sets of digital inputs
and then compares this result with theoretical calculations. For eg. an eight bit digital input
of 00100101 was given to the DAC circuit. The theoritical ouput current was calculated
first as shown by the equation 5.1
1^ = 200x{[ixO] + [ixO] + [^xl] + [ixO] + [-ixO]
15
+[^xl] + [^xO] + [ixl]}A (3.1)
= 200x{0 + 0 + ^ + 0 + 0 + -i + 0 + I^M
= 57.81u,4
The results in table 3.2 show that the output obtained after simulation of the DAC design
had negligible differencewhen compared to theoritical output value. The output waveforms
corresponding to an 8-bit digital input of 00100101 and a reference current of 200uA are
shown in figure 3.2.
Digital Input lout (theoritical) -{lout (actual) -lout (actual)
00000000 Ou Ou Ou
01000000 lOOu 98u -107.6u
11111111 398.43u 360.5u -363.8u
00100101 57.81u 56.5u -57.5u
10000000 200u 184u -184.7u
Table 3.2: Simulation results for DAC for an input reference current of 200uA
eouA-
40uA-
20uA-
0A-
-20uA-
-40uA-
-6 0uA-|
q
z]OUT1 [TjOUT2
2.0UB 3.0UD 4.0UB 5.0UB
U: (0.000 56.472U) A2: (O.OOO, -57.483u) DIFP(A) : (O.OOO 113.955U)
Figure 3.2: Simulation result for DAC
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Chapter 4
TwoDimensionalDiscrete Cosine Trans
form
The 2D-DCT, Y, for an input image X of size NxN pixels is given as shown in equation 4.1
[9].
Y(U) = lc<*)C(l) *(W)4^i&^, (4.D
i=0 j=0
where k, 1 = 0,1,2....N-l; and
{4, for A;J = 0;^'
(4.2)
0, otherwise
The matrix form of 2D-DCT is as shown in equation 4.3 where Y is the output 2D-DCT
matrix and X is the NxN input matrix. The coefficients of matrix C are represented as
shown in equation 4.4
Y = CXC\ (4.3)
17
-\
dddddddd
a c e g g e c a
b f -f -b -b -f f b
c g a ee age
d d d d d d d d
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g e c a a c e g
(4.4)
a = cos(it/16), b = cos(27r/16), c = cos(37r/16), d = cos(47r/16),
e = cos(57r/16), / = cos(67r/16), g = cos(77r/16)
The 2D-DCT can be easily implemented from two one dimensional discrete cosine
transform(lD-DCT) by using the property of separability as shown in equation 4.5
Y = Z'C1, Z = X'C" (4.5)
X is the input 8x8 block and X* indicates that it is transposed. Z is the intermediate
matrix, which is obtained from 1D-DCT and is saved in a memory array. These interme
diate results are processed along with the input matrix X and the output signal matrix Y is
obtained.
The block diagram of the 2D-DCT implemented in this thesis is as shown in figure 4. 1 .
The input to the 2D-DCT comes from the DAC. Since 8 differential inputs were required, 8
DAC blocks were used at the input. The main components of the 2D-DCT are the 1D-DCT
and the switched current memory block (SIM). Since the final output from the 2D-DCT
was differential but the ADC accepted only single ended inputs, an additional block was
designed to convert the differential output of the 2D-DCT to a single ended output. The
design and simulation of these components is explained in the following sections.
18
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Figure 4. 1 : Block diagram of 2D-DCT
4.1 One Dimensional Discrete Cosine Transform
4.1.1 Design
The 1D-DCT block was implemented using 16 current mirrors with scaling factors of a,
b, c, d, e and f corresponding to the elements of the matrix C shown in equation 4.4. The
outputs of the currentmirrors were connected to each other, in order to add the currents and
realize thematrix relations. The balanced structure allowed to realize the negative elements
of thematrix. The structure of the 1D-DCT is as shown in the figure 4.2 The transistor sizes
for the current mirrors to realize the C matrix are as shown in the table 4.1. The length and
widths were actually determined for \C.
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PMOS NMOS
L W L W
1 4u 36u 4u 12u
a 4u 18u 4u 6u
b 4u 16.6u 4u 5.5u
c 4u 15u 4u 5u
d 4u 12.6u 4u 4.2u
e 4u lOu 4u 3.4u
f 4u 7.2u 4u 2.4u
g 4u 3.6u 4u 1.2u
Table 4.1: Transistor sizes for 1D-DCT
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4.1.2 Simulation
The 1D-DCT was simulated individually by giving constant current signals at its input
Simulation was done with a diode connected complementary pair as the output load. The
transistor sizes for the load were same as the first complementary pair at the input of 1D-
DCT, Lp Ln = Au, Wp = 36u and Wn = 12u. The corresponding output was then
compared with results calculated using an inbuilt function for 1D-DCT withinMatlab. The
results for the output matrix for two different sets of inputs are shown in table 4.2 and
table 4.3.
Input
(uA)
Output(uA)
Matlab Output Actual Output
-{-lout *out lout = ((+Iout) - (-Iout))/2
100 282.84 253.6 -259.5 256.5
100 0 -2.7 -2.7 0
100 0 -6.61 -6.61 0
100 0 -2.7 -2.7 0
100 0 -3.35 -3.35 0
100 0 -2.7 -2.7 0
100 0 -6.61 -6.61 0
100 0 -2.7 -2.7 0
Table 4.2: Simulation results for 1D-DCT with lOOuA constant current input
Input
(uA)
Output(uA)
Matlab Output Actual Output
-{-lout lout lout = ((+Iout) - (-Iout))/2
100 212.13 189.6 -195.8 192.7
100 13.79 10.6 -16.2 13.4
0 0 -6.5 -6.5 0
100 39.28 36.5 -42 39.25
100 70.71 61 -67.6 64.3
100 -58.79 -57.6 52.2 -54.9
0 0 -6.6 -6.6 0
100 -69.35 -66.9 61.4 -64.15
Table 4.3: Simulation results for 1D-DCT
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4.2 Switched-CurrentMemory Block
4.2.1 Delay Cell
The basic building block of a switch-current memory block is the delay cell. As shown in
figure 4.3, the delay cell was designed using a balanced structure. This helped in compen
sating the parasitic effects like dc offset, crosstalk from digital signals, clock feed-through
and charge injection [7].
The balanced structure of the delay cell was formed using four switched-current mem
ory cells. The input was sampled in each half of the clock period. Figure 2.6 and figure 2.7
show the structure of the switches and the inverter. The transistor sizes for the delay cell
are shown in the table 4.4
Transistor Length Width
SI: U1,U2,U3,U4 4u 36u
SI: U5,U6,U7,U8 4u 12u
SW:U1 1.2u 7.2u
SW:U2 1.2u 2.4u
SWI: Ul .4u 36u
SWI: U2 .4u 12u
SW2: Ul .4u 36u
SW2: U2 .4u 12u
INV: Ul .4u .8u
INV: U2 .4u 2.4u
LOAD: U3,U5 4u 36u
LOAD: U4,U6 4u 12u
Table 4.4: Transistor sizes for delay cell
The delay cell was simulated with an input of 200uA. Both output currents were deliv
ered to the load which was also a complementary pair in diode connection. The simulation
setup is as shown in figure 4.4. The correspoding simulation waveforms are shown in fig
ure 4.5. The voltage pulse V6 is given as clock to signals Wl and R2 while V7 is given as
clock to W2 and RI. The input is memorized when V6 is high and is read out when V7 is
high. The output is delayed by half clock cycle.
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4.2.2 Design of Switched-CurrentMemory Block
The memory block consists of an array of delay cells as shown in figure 4.6. The inputs
CLOCK
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Figure 4.6: Block diagram of SIM
from the 1D-DCT were written (i.e. stored) in the memory cells in the one half of the clock
period and read out in the next half. These inputs were memorized row by row and given
out column by column. The outputs from the memory block were again given as inputs
to the second 1D-DCT which processes the results in the same way as the first 1D-DCT
giving a 2D-DCT at its output. The clock signals for the memory block were generated in
the control block. The control block was a digital component. The design of the control
block is discussed in chapter 6. In order to test the memory block, a small test code was
written for a 16 bit ring counter. The 16 outputs were used as clocks for the memory block.
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A 2x2 memory blockwas created first and tested as shown in figure 4.7. The two inputs
to this memory block were constant current sources of amplitude lOOuA and 200uA. Each
output was connected to a diode connected complementary pair acting as the load. The
transistor sizes for the load were Lp = Ln = 4u, Wp = 36u and Wn = 12u.
U1
OFFTIME = 62.5n
ONTIME = 62.5n
DELAY = 0
STARTVAL = 0
OPPVAL = 1
DSTM1
|aK_n-r>- CLK
RESET
IN" oooooooooooooooo
i i l l i f i J i i i i i i r i
OOOOOOOOOOOOOOOO
100i
SIM LOAD
Figure 4.7: Simulation setup for a 2x2Memory block
The internal structure of this memory block consisted of four delay cells connected as
shown in figure 4.8. Each delay cell consists of four memory cells as shown in figure 4.3.
During the first clock pulse PHI10, the inputs were written in the first memory cell of the
delay cells Dl and D2 (the row cells) and at the same time the outputs were read out from
the second memory cell of delay cells Dl and D3 (the column cells). Similarly, when the
clock PHI20 went high, the inputs were written into the delay cells D3 and D4 and the
outputs were read out from D2 and D4. The process was repeated again during PHI1 1 and
the PFfl21 clock signals as shown in the figure 4.8.
The corresponding output results for this memory block were as shown in table 4.5.
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Figure 4.8: 2x2 Memory block implemented using delay cells
The outputs from the clock generator giving the four clock signals PHI10, PHI11, PHI20
and PHI21 for the memory block and the output currents Iouti and louti are shown in the
figure 4.9.
Input
(uA)
Output(uA)
-{-lout J-out
100 -94.64 101.42
200 -198.78 200.45
Table 4.5: Simulation results for 2x2 memory block
4.2.3 Simulation ofSwitched-CurrentMemory Block
The entire SIM was simulated for two different sets of the inputs. Both these sets of inputs
were given directly using constant current sources The results for the first set of simulation
are shown in table 4.6.
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Figure 4.9: Output from 2x2 memory block
The second input was a constant current soure 282uA for the first row of inputs and
OuA for the rest. This set of inputs was the same as the output coming from 1D-DCT for
an input of lOOuA. The SIM was tested with this input and the results are as shown in
the table 4.7. The output waveforms corresponding to the first set of input simulation are
shown in figure 4.10.
Input
(uA)
Output(uA)
-{-lout *out
100 -99.34 104.55
200 -195.61 197.02
300 -288.66 290.08
400 -367.07 371.28
50 -46.64 54.68
150 -145.78 148.93
250 -243.98 239.35
350 -331.38 330.31
Table 4.6: Simulation results formemory block with first set of inputs
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Figure 4. 10: Output from memory block with first set of inputs
Input
(uA)
Output(uA)
-{-lout 1-out
282 -277.4 277.4
0 0 0
0 0 0
0 0 0
0 0 0
0 0 0
0 0 0
0 0 0
Table 4.7: Simulation results for memory block with second set of inputs
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4.3 Differential to Single Ended Current Converter
The 2D-DCT gives out a differential output while the ADC takes in a single ended current
input. So an additional block was designed in order to convert the 16 output currents of the
2D-DCT to 8 current inputs for the ADC. A current mirror structure was designed. The
transistor sizes were defined as shown in figure 4. 1 1.
The input (Iin+) was passed on through two stages of current mirrors. The transistor
sizes were maintained so that after the first stage, the output obtained is [ (Iin+)/2].
Finally at the output of the seconod stage, the current obtained is \(Iin+)/2\.
Similarly, the input (Iin) is passed on through one stage of current mirror to obtain
[(Iin)/2]. Both these currents are combined to get [(Iin+) (Iin)]/2 as the final
output which is passed on to the ADC.
Eight such circuits were used at the output of the 2D-DCT to get 8 single ended input
currents for the ADC.
The design shown in Fig 4.11 was simulated for different sets of inputs. The results
of the simulations are shown in Table 4.8. These results are comparable to the theoritical
values as obtained by using the formula [(Iin+) (Iin)]/2. The results in the table 4.8
show that the output obtained is comparable with the theoritical values. It was observed
that if the input currents are ofmagnitude higher than 2mA, then the transistor sizes had to
be changed in order to obtain output within negligible difference of the theoritical values.
Iin' Iin lout
500uA -500uA 529.8u
400u 300u 54.15u
-600u -300u -174.7u
-800u 500u -672.6u
Table 4.8: Results of differential to single ended current converter
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Figure 4.1 1: Differential to single ended current converter
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4.4 Design and Simulation of 2D-DCT
The 1D-DCT and memory block were combined together to form the circuit for 2D-DCT.
The output of the 2D-DCT block was passed through the diffential to single ended current
converter to get the final 8 outputs. The input to the circuit was given using 8 DAC blocks,
each block taking a 200uA constant current source as the reference current and a digital
input of 01000000 to give a +100uA and -lOOuA output. Diode connected transistors were
used as load at the output. The transistor sizes for the load are Lp = Ln = Au, Wp = 36u
and Wn = 12u. The 16 clock signals for SIM were coming from the control block.
The simulation results for the 2D-DCT are shown in table 4.9These results were com
pared with results obtained from Matlab. The inbuilt function in Matlab to obtain 2D-DCT
of an 8x8 input matrix was used. The same set of inputs were given as a matrix in Mat
lab and the outputs obtained was then compared with the simulation results. As shown in
table 4.9, the outputs obtained from simulation have negligible difference when compared
with the Matlab output and hence these results verify the functionality of the 2D-DCT
designed using switched-current technique.
Input
(uA)
Output(uA)
Matlab output for 2D-DCT lout
100 800 747.76
100 0 0
100 0 0
100 0 0
100 0 0
100 0 0
100 0 0
100 0 0
Table 4.9: Simulation results of 2D-DCT
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Chapter 5
Analog to Digital Converter
The output current from the 2D-DCT was converted to a digital voltage using an analog
to digital converter(ADC). This output was passed on to the digital section for further pro
cessing.
The basic component in the ADC design was a comparator. The design and simulation
of the comparator is explained in the following section.
5.1 Comparator
For this work the comparator shown in figure 5.1 was used. The two currents to be com
pared were first given to a difference current generator. Here using current mirrors, the
difference current was obtained as shown in figure 5.2. This difference current was then
passed on to another stage of current mirror. The output voltage of this stage was high if
the difference was positive and the output was low for a negetive difference. This output
was inverted to get the complimentary output. To obtain an absolute high or low value for
the output voltage, another inverter stage was added. Finally both the outputs were passed
on through a latch. The structure for the comparator and the difference current generator
used in this work is shown in figure 5.1 and figure 5.2. The transistor sizes used for the
comparator design were large. The reason for such large sizes was that the current coming
out of the 2D-DCT was in miliampere range. So support such high current values, the
transistors needed to have a large W/L ratio.
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5.2 Design ofADC
The detailed sturcture for the 5-bit ADC designed in this work is shown in figure 5.3. The
number of comparators used in the design forADC was equal to the number of output bits.
TT
ja-Oa!
^ ^-:
Jj. j|. jl jl jJ^J. -. 3
1- i-i-i-i-.it.it.3t 3ir
Figure 5.3: 5-bit current mode ADC
The current output from the 2D-DCT was given to the comparators and each time the
input currentwas compared against a different reference current. TheMSB was determined
by comparing the input current (Iin) with a reference current (Iref). The MSB was used to
control a switch which passes on a current 7re//2- If hn < Iref, Qs = 0 and Q^bar = 1,
then the reference current Iref/2 was added to the input current Iin and then compared again
with Iref. In the opposite scenario where Iin > Iref, Iref/2 was added to Iref and the sum
was compared against Iin. The result of this second comparison determined the next sig
nificant bit. It was a basically a pipelined structure where the previous bit determines the
next bit and finally you get the 5-bit output from the ADC. Basically, an n-bit structure de
signed this way used n comparators, n(n-l)/2 switches and n reference currents and current
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mirrors. In this work in the current mirrors were initially used to generate 5 input currents
from a single current input and same way the reference currents were also generated using
current mirrors.
5.3 Simulation ofADC
The ADC design shown in figure 5.3 was simulated by giving constant currents at the
input. The simulation results for different values of input and reference currents are shown
in table 5.1. The actual output value was taking at the falling edge of the input signal since
there was some abiguity at the rising edge of the input signal becuase of the switches.
The output of the 2D-DCT for an input current of lOOuA was in the range of 750uA to
820uA. For this range the digital output obtained from the ADC was 01 100. The theoritical
analog value of current corresponding to this digital output was calculated as shown in the
equation ??. The reference current used was lmA(=1000uA).
I^t = 1000 x {[I x 0] + [1 x 1] + [1 x 1] + [1 x 0] + [1 x 0]M (5-D
= 1000 x{0+- + T+0 + 0}uA
2 4
= 750u,4
This theoritical value obtained is comparable to the input current value to the ADC. This
shows that the desired output was obtained from the ADC.
Iin Iref Q
0 - 62uA 1mA 00000
250uA - 310uA 1mA 00100
1.25mA - 1.3mA 1mA 10100
750uA-820uA 1mA 01100
Table 5.1: Simulation results for ADC
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Figure 5.4: Simulation results for 5-bit ADC
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Chapter 6
Digital Section
The major components of the digital section are storage registers, zig-zag ordering block,
quantization block, entropy encoder and the control block. For this thesis, the individual
blocks of the digital section were modelled using VHDL. The JPEG compression standard
was followed in this section [14]. The block diagram for this section is shown in figure 6.1.
Digital Input
Compressed
Output
Control Unit
Storage Registers
Zigzag Ordering
I
Quantization
Huffman Coding
Digital Section
Figure 6.1: Block diagram for digital section
The digital output from ADC was stored in the storage registers and once all the 64
bytes of data from one input block of 8x8 pixel, were stored, processing started for 64
inputs at a time. The inputs undergo a zig-zag scan and are stored as 1x64 vector. The
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quantizationmatrix was also read out in a zig-zag format and then each input was quantized
by its corresponding value in the quantization matrix. Finally the huffman code was taken
from the lookup table for each quantized input value and formed the final compressed
output. The matrix used for quantization and its corresponding huffman codes were taken
from the luminance matrix [14]. The details of each section in the flow-chart shown in
figure 6.2 are described in the following sections. The control block generated the control
signals for all the blocks of the digital section. It also generated the 16 clock signals for the
switched current memory block.
6.1 Storage Registers
The input to this experimental image compression system was given in the form of 8x8
pixel blocks. The processing of the data was done column after column. The digital section
processed all the 64 data together. So before the digital output of theADC could be passed
on to the digital section, a storage unit had to be designed which stored the data till all the
64 data bytes were present.
The basic components of the storage block were 8-bit registers. The first column of
the storage block consisted of registers which took in a 5-bit data coming from ADC and
added three least significant zero bits to give an 8-bit output when the load signal became
high. This component was modelled in VHDL. The VHDL code was then synthesized
into TSMC 0.35u technology cells. The simulation results for this register, obtained from
ModelSim are shown in figure 6.3.
The remaining columns of the storage block were made of 8-input 8-output registers.
The simulation results for these registers are shown in figure 6.4.
Using these two register components, a VHDL code was written to create the storage
block with 64 registers. The first column of registers in the storage unit stores the data
coming from the ADC. It then shifts this data to the next column while the first column
takes in the next set of data from ADC. This chain went on till all the 8 column data was
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Figure 6.2: Flow chart for digital section
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Figure 6.3: Simulation results for register with 5-bit input and 8-bit output
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Figure 6.4: Simulation results for a register with 8-bit input and 8-bit output
stored in this block.The control signals for the registers in this block were coming from the
control unit described in the following sections.
6.2 Zig-zag Ordering
Zig-zag ordering is arranged based on increasing spatial frequency. The DC coefficient
is the average value of the 64 image samples. It contains a significant portion of the total
energy of the 8x8 block of image samples. The AC coefficients represent frequency compo
nents of the input matrix. Statistically, the low frequency components contain more energy
than the high frequency components. Also the human perceptual system is more sensitive
to the low frequency components than the high frequency components. Afer quantization
there is a high probability that the values of the higher frequency components will be zero.
Hence to achieve the best coding efficiency, the DC coefficient should be encoded seper-
ately from the AC coefficients and the low frequency components should be placed before
the high frequency components which are zeros [12] .This was achieved by zig-zag ordering
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of amatrix as shown in equation 6. 1 .
(6.1)
1 2 6 7 15 16 28 29
3 5 8 14 17 27 30 43
4 9 13 18 26 31 42 44
10 12 19 25 32 41 45 54
11 20 24 33 40 46 53 55
21 23 34 39 47 52 56 61
22 35 38 48 51 57 60 62
36 37 49 50 58 59 63 64
The flow chart for implementing zig-zag ordering is shown in the figure 6.5. The 2D-DCT
( Start J
Get input from
storage registers
and store it in a
matrix
Take input from
the matrix and
then output it in
the zigzag order
specified
Input
Stage
Zigzag
ordering and
Output
Figure 6.5: Flow chart for zig-zag ordering
output after being digitized in the ADC, is stored in the storage block. The data from the
storage block is read in as input for the zig-zag ordering block. Each input is read in and
stored in a matrix in the zig-zag order and the output is given to the quantization block.
In order to test the code for zig-zag ordering, a testbench was created to read 64 input
data from a text file and after processing the data, the output was obtained in the zig-zag
format. Different sets of inputs were testsed. The input and output values for one such test
are shown in equation 6.2 and figure 6.6. The input values are decimal numbers from 1 to
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64 arragned in an 8x8 matrix. The simulation results show that the output is a 1x64 vector
with the input values in a zig-zag format shown in equation 6. 1 . The values are displayed
in decimal format in the simulation results shown in figure 6.6 for easier verification of
results.
1 2 3 4 5 6 7 8
9 10 11 12 13 14 15 16
17 18 19 20 21 22 23 24
25 26 27 28 29 30 31 32
33 34 35 36 37 38 39 40
41 42 43 44 45 46 47 48
49 50 51 52 53 54 55 56
57 58 59 60 61 62 63 64
(6.2)
u 1 i 1 1 1 r i 1 1 1 1 1 1
/input/smemjn R1 2 3 4 5 6 7 B 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 26 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 46 49 50 51 52 53 54 55 56 57 5B 59 60 61 62 63 64)
/inpul/done
/input/reset '
/input^k TJTJTirri(iJiruiJiruiJTj^^
/inpul/holdjn 1
/mputA/alidjn '
/input/done_out |
/inpul/\/alid_ou! |
/input/value_oul 0 fTTJ
m I
BESS! EEEg DaiEC "ESSE iEEEC 3E00S BESEEEBSE esse 33HEE D30EG BEGS iEEEK
i > ! I
1 US
, I ill ii
1500 2 us
III ill I I I I
2500
Figure 6.6: Output file from zig-zag ordering simulation
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6.3 Quantization
Quantization is a lossy compression process. Each co-efficient of the 2D-DCT is divided
by a user defined quantizer. Hence in order to achieve quantization of the 64 coefficients,
amatrix formed by 64 quantization elements is used. This quantization matrix is not fixed.
It can be a user defined matrix depending on the type of application and the compression
factor required for the particular application. After dividing each coefficient by its corre
sponding quantizer, the output is rounded to the nearest integer as described by the formula
in equation 6.3 [12].
Y'(k, l)= round ( M ) (6.3)
where,
round = function to round a variable to its nearest integer
Y(k,l) = 2D-DCT matrix
Q(k,l) = Quantization matrix
k,l = 0,l,2...7
The JPEG standard provides examples of the quantization matrix [17]. In this thesis,
the luminancematrix shown in equation 6.4 was used as the quantization matrix. If a better
compression ratio was required then the values in this matrix could be multiplied by 2.
So basically depending on the compression ratio required the values for the Q matrix are
determined.
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Q (6.4)
16 11 10 16 24 50 51 61
12 12 14 19 26 58 60 55
14 13 16 24 40 57 69 56
14 17 22 29 51 87 80 62
18 22 37 56 68 109 103 77
24 35 55 64 81 104 113 92
49 64 78 87 103 121 120 101
72 92 95 98 112 100 103 99
Each component of the 2D-DCTmatrix Y was divided by the correpsonding component
of the matrix Q and then rounded to its nearest integer value. The rounding was achieved
by using the relation shown in equation 6.5 [13]. In the resultant matrix Y', the higher
frequency components were divided by larger values in Q and hence these higher frequency
components were not as important to the image quality.
Y'(k, I) = < Q(k,l)Y(k,i)-om
ify(M)>0;
(6.5)
The implementation of quantization was done using the flowchart shown in figure 6.7.
The 1x64 vector output obtained from zig-zag scan, was passed on as input to the
quantization block. Corresponding to this input value, an address for the lookup table was
generated in the input stage. This address was used to obtain the corresponding quantizer
value from the quantization matrix. The quantizer values were also obtained in zig-zag
format since the input values were in that format. In order to achieve this, the quantization
values in the look up table were stored in zig-zag format.
Once the input and its corresponding quantizer value were obtained, the next step was
to do rounding using equation 6.5. The quantizer value was divided by 2 and then added or
subtracted from the input value depending on the conditions specified in the equation. This
formed the rounding stage.
Once the input was adjusted by rounding, it was passed on to the dividing stage to
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Figure 6.7: Flow chart for quantization
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obtain the final quantized output. The dividing was done using 9 pipelined stages. These 9
dividing stages were arranged in the order ofmost significant bit (MSB) to least significant
bit (LSB) Each stage gave one bit of the result after performing division. The rounded input
was now divided by the quantizer from the quantizationmatrix and the final quantized value
was given as the output. This value was then passed on to the encoding stage.
The VHDL code for quantization was divided into four different stages as shown in the
flowchart of figure 6.7. The inputwas read from a text file and was passed on to the zig-zag
stage. The input text file given to the zig-zag stage for testing quantization is shown in
figure 6.8. The simulation results for of the quantization component is shown in figure 6.9.
The simulation results shown in figure 6.9 are verified manually. The signal values in
the waveforms are shown in decimal format so that the results can be verified easily.
01000000 01000000 01000000 01000000 01000000 01000000 01000000 01000000
00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
00000000 00000000 00000000 00000000 00000000 00000000 OOOOOOOO 00000000
00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Figure 6.8: Input text file to test quantization
6.4 Huffman Encoding
The quantized input data is passed on to the entropy encoding section. Huffman coding is
one of the most popular entropy coding schemes. It produces the shortest possible average
code length for a given set of inputs based on their associated probablities. There is no
fixed table for Huffman codes. In this thesis the Huffman table for the luminance matrix
[14] was used.
The DC coefficient was encoded by using a DPCM (Differential Pulse Code Modula
tion) technique. This method is more efficient and it encodes the difference between the
DC coefficient from the current 8x8 block and the coded DC coefficient from the previous
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8x8 block. In case of the first 8x8 block of the image the value for the previous block was
set to 0 since there was no block before. This was a two step process. First the DPCM
difference was taken and a corresponding category to which it belonged, was determined.
Second, additional bits were assigned to specify the sign and the exact value of difference.
The difference magnitude categories [14] are shown in table 6.1. The SSSS value is a
4 bit value representing the size of the difference. The coding obtained from this table was
Category
(SSSS)
DPCM Difference
DIFF Values
Code Length Huffman Code
0 0 2 00
1 -1,1 3 010
2 -3,-2,2,3 3 Oil
3 -7,..-4,4..7 3 100
4 -15..-8.8..15 3 101
5 -31..-16,16..31 3 110
6 -63..-32,32..63 4 1110
7 -127..-64,64..127 5 11110
8 -255..-128,128..255 6 111110
Table 6.1: Difference magnitude categories and typical Huffman table [14]
encoded using Huffman tables which are primarily based on the probabilities of the values
used. The more frequently used values have the shortest codes assigned to them.
The principle behind the AC coefficients is that the information may be concentrated
into fewer low frequency transform coefficients and high frequency AC coefficients are
likely to be zero after quantization. With zig-zag ordering of the DCT coefficients, most
higher index elements of the zig-zag sequence are usually zero. The AC-coefficients were
coded using an 8-bit value represented as RRRRSSSS. The run length, 4-bitRRRR value, is
the number of zeros preceding a nonzero value using the zig-zag format of reading a matrix.
The non-zero value was coded by size, 4-bit SSSS value, as was described for the difference
magnitude [14]. Table 6.2 shows the possible combinations for the AC coefficient coding.
These RRRRSSSS values were encoded with a Huffman table as shown in table 6.3.
The output was the Huffman code with the value, without the MSB, attached to the end
of it. A part of the Huffman table used for encoding AC coefficients [14] is shown in
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RRRR SSSS
0 1 2 3 4 5 6 7
0 EOB 01 02 03 04 05 06 07
1 X 11 12 13 14 15 16 17
2 X 21 22 23 24 25 26 27
3 X 31 32 33 34 35 36 37
4 X 41 42 43 44 45 46 47
5 X 51 52 53 54 55 56 57
6 X 61 62 63 64 65 66 67
7 X 71 72 73 74 75 76 77
8 X 81 82 83 84 85 86 87
Table 6.2: AC coefficient coding [12]
the table 6.4. The implementation of the entropy coding section using Huffman coding in
VHDL was done as shown in figure 6.10.
The Huffman coding component took the quantized DCT coefficient values as input.
These inputs were in the zig-zag format. The DC coefficient was saved in the input stage
so that the difference magnitude could be determined using DPCM. The number of zeros
prceeding a non-zero value was also counted in order to determine the RRRR value for
AC coefficient coding. The SSSS value was determined by determining the position of the
MSB. This RRRRSSSS value was used and correpsonding address for the huffman look up
table was also generated in this stage. There are three look up tables for the huffman codes.
The first table gives the size of the huffman code. The second table gives the upper 8 bits
of the huffman code and the third table gives the lower 8 bits. The huffman code obtained
from the tables is then shifted and left justified along with the input and finally both the
input and the huffman code for that input are merged together to form a 23 bit output. This
merged output is given to the arbiter block and it again saved this merged input along with
its 5 bit size and stores the entire 28 bits to the buffers. Finally in the output stage, the
buffers give out 8 bits at a time in the output. These 8-bits are written to a file and this file
forms the compressed data file.
TheHuffman encoding section was also tested. The testbench took the quantized values
as the input and also generated the elk, reset, holdjn, donejn and validjn signals. The
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Figure 6.9: Simulation results after quantization
Category
(SSSS)
AC Coefficients
DIFF Values
0 0
1 -1,1
2 -3,-2,2,3
3 -7,..-4,4..7
4 -15..-8.8..15
5 -31..-16.16..31
6 -63..-32,32..63
7 -127..-64.64..127
8 -255..-128.128..255
Table 6.3: Magnitude categories for encoding AC
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Figure 6.10: Flow chart for Huffman encoding
51
simulation output from this stage is shown in figure 6.1 1. The Huffman encoding is done
in five stages. In the input stage, the address for the Huffman look up tables is generated.
This address is generated using from the SSSS for DC-components and RRRRSSSS for
AC-coefficients. This address is then given to the look up table stage. Three look up tables
were used. The first table gave the length of the Huffman code while the other two tables
together gave the 16-bit Huffman code value corresponding to the address generated in the
input stage. Once the input values and the corresponding Huffman codes were obtained,
they were merged together to form a 23 bit value. Here the MSB of the input was left
out since it was already coded in the Huffman code. The final output was formed after
combining the merged output along with its bit count and was given to the output stage.
The output stage gave the data 8-bit at a time.
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Figure 6.11: Simulation results from Huffman encoding
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6.5 Control Block
The control block was also modelled using VHDL. It takes in CLK, RESET and INIT
signals as inputs. The CLK is the system clock. The RESET signal, when high resets the
system. The INIT signal was used for initializing the 16 clock signals generated for the
SI memory block. Using these inputs the control block generated signals which were used
to control the SI memory block in the 2D-DCT, the storage register block, quantizer and
entropy encoder.
A VHDL code was written within the control block for a 16-bit ring counter. The INIT
signal initialized the counting when asserted high. The RESET signal, when high, resets
the system count to zero. The resulting sixteen non overlapping output signals were used
as clock signals for the SI memory block used in 2D-DCT.
Once the first set of data was processed in the analog section, it was passed on to the
storage unit through theADC. The LOAD signal became high and was given to the LOAD
pin of the first column of the 8-bit registers. This column of registers took in the 5-bit
output data from the ADC and gave it as an 8-bit output. When the next set of data was
processed, the data stored in the first column was shifted to the next column of registers.
Once all the 64 data bytes were processed and stored in the storage unit, the reset signal
from the control unit becomes low and so the digital section took the input from the storage
unit and processed it to give the final compressed data. The clock for the quantizer and
entropy encoder was the same as the system clock. The control unit also generated the
valid in, done in and holdjn signals for the quantizer and entropy encoder.
The control block was tested with various sets of inputs. The simulation results for the
control block are shown in figure 6.12.
6.6 Simulation ofDigital Section
The zig-zag ordering, quantization and Huffman encoding sections were tested indiviually
before combining them with the storage block. Finally all the components were combined
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Figure 6.12: Simulation results for control block
together and the final compressed digital output was obtained. The simulation result for
the combined digital section is shown in figure 6.13. The reset signal resets all the blocks.
The inputs and outputs are 8-bit data values. The validjn signal when high implies that the
data at the input is valid data. The valid_out signal signifies the same for the output data.
The done in signal becomes high once the last byte of input data is entered whereas the
done_out signal goes high once the last output byte is given. The holdjn signal is used to
stall the system when no further data can be accepted at the input.
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Figure 6.13: Simulation results for digital section.
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RRRR/SSSS Code Length Huffman Code
0/0 4 1010
0/1 2 00
0/2 2 01
0/3 3 100
0/4 4 1011
0/5 5 11010
0/6 7 1111000
0/7 8 11111000
0/8 10 1111110110
Table 6.4: Magnitude categories for encoding AC
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Chapter 7
System Integration
Once the individual blocks of the experimental image compression system were designed
and verified by simulation, the entire circuit was integrated by combining all these blocks.
Figure 7. 1 shows the entire system. This chapter will explain in detail about the design flow
that was followed in order to create the entire circuit. The simulation results after system
integration and the complete circuit layout are also discussed.
7.1 Design Flow
The experimental mixed signal image compression system design consists of the DAC,
2D-DCT, differential to single ended current converter and ADC , which form the ana
log components of the system and the storage unit, quantizer, entropy encoder and control
block constituting the digital section. The analog section of this circuit was initially de
signed and tested using OrCAD Capture for schematic entry and PSpice for simulations.
The analog circuit was also done using the Mentor Graphics tools in order to combine it
with the digital portions.
The implementation of this mixed signal design utilized the following set of tools from
Mentor Graphics
1 . Design Architect: Schematic entry
2. Accusim: Circuit simulations
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Figure 7.1: Experimental mixed signal image compression circuit
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3. IC Station: Layout of analog and digital components
4. Calibre PEX: Extracting post layout netlist with parasites
5. Eldo: Post layout simulations
6. VHDL: Digital design
7. ModelSim: Digital design simulations
8. Leonardo Spectrum: Synthesis of the digital part designed using VHDL
The design flow is explained in the figure 7.2. The analog section was designed using
Mentor Graphics schematic entry tool Design Architect. The schematic designs were sim
ulated using Accusim. Once the designs were simulated and the functionality was verified,
they were taken to layout. Mentor Graphics IC Station was used for layout. Finally af
ter layout the parasitics were extracted and the post layout simulations were performed in
Eldo.
For the digital portions, the designs were modelled using VHDL and the functionality
was verified using ModelSim. Then these VHDL designs were synthesized into TSMC
0.35u target technology using the synthesis tool Leonardo Spectrum. After synthesis, the
gate level verilog netlist was generated in Leonardo and imported into Design Architect
IC. Once imported, these digital sections were combined with the analog section at the
schematic level and the same flow as used for the analog sections was followed.
7.2 Simulation and Layout of the Circuit
The mixed signal circuit shown in figure 7.1 was simulated at the schematic level us
ing Mentor Graphics tool Accusim. A reference current of 200uA and a digital input of
01000000 was given to the DAC. This would result in an input current of lOOuA to the
entire system. The reference current for the ADC blocks was given using a DC current
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source of 1.5mA. An input clock of frequency 1MHz was used. The reset and init signals
were set to zero. The output was checked after each stage and verified manually.
The output after the 2D-DCT was verified against the output from Matlab as shown in
table 4.9. The ADC was connected at the output of the 2D-DCT The simulation results for
this circuit are shown in table 7.1.
Input
(uA)
Output(uA)
lout 5-bit ADC Output
100 830.846 01000
100 -7.34 00000
100 -4.66 00000
100 -4.73 00000
100 -4.92 00000
100 -7.68 00000
100 -6.02 00000
100 -4.44 00000
Table 7. 1 : Simulation results of 2D-DCT and ADC
The complete analog circuit was combined with the digital section. This formed the
complete experimental circuit shown in figure 7.1. This entire circuit was simulated and
the results obtainedwere verified after each stage. Layout was done for all the components.
Post layout simulations were done after extracting parasites for each individual blocks.
These results were compared against the results of simulation at schematic level. The
complete circuit layoutwas done by combining the individual layouts. The complete circuit
layout is shown in figure 7.3.
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Figure 7.3: Layout for the experimental image compression circuit
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Chapter 8
Conclusion and Future Work
This work investigated the implementation of a low power mixed signal image compres
sion system in TSMC 0.35um technology. The major components of this system, two
dimensional discrete cosine transform processor, analog to digital converter, quantizer and
entropy encoder were simulated and the functionality was verified.
The two dimensional discrete cosine transform section was implemented using switched-
current technique. The sampling frequency used was 4MHz. However the results obtained
for the 2D-DCT block were accurate even for sampling frequencies as high as 66MHz.
The power consumption of the 2D-DCT implemented using switched current technique at
a supply voltage of 3.3V was measured to be 2.1mW for a frequency of 66MHz. This
was compared with results from previous work showing the digital implementation of a
2D-DCT. The table 8.1 shows a comparison.
Technology Voltage Frequency Power
[18] 0.6um 2V 100MHz 138mW
[19] 0.1 8um 1.8V 100MHz 63mW
[20] 1.2um 1.5V 20MHz 17mW
This thesis 0.35um 3.3V 66MHz 2.1mW
Table 8.1: Comparison of power consumption of different 2D-DCT structures
The ADC block designed in this thesis, used multiple switches. If the frequency of
the input signal was higher than 4MHz, then the delay caused by switches resulted in an
ambigious outputs. This limited the frequency of operation of the system to 4MHz.
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8.1 FutureWork
There are some areas of this thesis which can be researched further to obtain better results.
1. The ADC can be implemented using modified switch-current memory cell as the
basic cell. This can lead to a better overall frequency of operation for the system and
also possibly lower power consumption.
2. The quantization block can be enhanced by adding the ability to be able to use differ
ent quantization tables based on the input values. Similarly, the capability to change
between different huffman tables can also be beneficial.
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